JC07 Rec'd PCT/PTO 1 2 FEB 2002

FORM PTO-1390 U.S. DEPARTMENT OF COMMERCE	PATENT AND TRADEMARK OFFIC	E	ATTORNEY 'S DOCKET NUMBER	
(REV. 9-2001)			P/2778-25	
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US)			U.S. APPLICATION NO (1f known, see 37 CFR 1.5	
CONCERNING A FILING UNDER 35 U.S.C. 371			10/049388	
	TERNATIONAL FILIN	,	PRIORITY DATE CLAIMED	
	3 August 1999			
TITLE OF INVENTION	SWITCH CIRCU			
	un MAKINO			
Applicant herewith submits to the United States D	Designated/Elected Offic	e (DO/EO/US)	the following items and other information:	
1. This is a FIRST submission of items cond				
2. This is a SECOND or SUBSEQUENT su				
3. This is an express request to begin national items (5), (6), (9) and (21) indicated below	w.			
4. X The US has been elected by the expiration	n of 19 months from the		Article 31).	
5. A copy of the International Application as a. is attached hereto (required only	s filed (35 U.S.C. 371(c)	v the Internation	nal Bureau).	
1 77 4 4 1 1 1 1 1 1		, шо шилиано		
b. has been communicated by the c. is not required, as the application		d States Receivi	ing Office (RO/US).	
6. An English language translation of the Int				
a. is attached hereto.		. (5.6		
b. has been previously submitted to				
7. Amendments to the claims of the Internat	tional Aplication under I	PCT Article 19		
a. are attached hereto (required on				
b. have been communicated by the				
c. have not been made; however,	the time limit for making	g such amendm	ents has NOT expired.	
d. have not been made and will no	ot be made.			
8. An English language translation of the an	nendments to the claims	_	_	
9. X An oath or declaration of the inventor(s)	(35 U.S.C. 371(c)(4)).	- unsi	gned	
10. An English lanugage translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).				
Items 11 to 20 below concern document(s) of	or information include	d:		
11. X An Information Disclosure Statement				
.			e with 37 CFR 3.28 and 3.31 is included.	
13. X A FIRST preliminary amendment.				
14. A SECOND or SUBSEQUENT prelim	inary amendment.		RESS MAIL CERTIFICATE	
15. A substitute specification.		being deposited	eby certify that this correspondence is d with the United States Postal Service as	
16. A change of power of attorney and/or a		Express Mail 24372916	Post Office Addressee (Mail Label EL US) in an envelope addressed to:	
17. A computer-readable form of the seque	ence listing in accordan	U.S. Patent a Arlington, VA	and Trademark Office, PO Box 2327, 22202, on Feb. 12, 2002	
18. A second copy of the published interna	ational application und	Mama	Dorothy Jenkins of Person Mailing correspondence	
19. A second copy of the English language	e translation of the inte	rvaine (La H. Corespondence.	
20. Can Other items or information:		(Yo	Signature / Signature	
7 sheets of drawings	•		1//2 2002	
4 references. PEFS print form.			Pebruary 12, 2002 Date of Signature	
Postcard			Daw of Signature	

U.S. APPLICATION NO JIF LA	49388	INTERNATIONAL APPLI			ATTORNEYS DO	
21. X The follow	ing fees are submi	tted:		CA	LCULATIONS	PTO USE ONLY
BASIC NATIONAL	•					
nor international se	earch fee (37 CFR	mination fee (37 CFR 1.445(a)(2)) paid to U prepared by the EPO or	SPTO	040.00		
International prelir USPTO but Intern	ninary examination ational Search Rep	n fee (37 CFR 1.482) roort prepared by the EF	not paid to PO or JPO\$	890.00		
International prelir but international se	minary examination earch fee (37 CFR	n fee (37 CFR 1.482) r 1.445(a)(2)) paid to US	not paid to USPTO SPTO \$7	740.00		
International prelimental but all claims did n	ninary examination not satisfy provision	n fee (37 CFR 1.482) p ns of PCT Article 33(1	paid to USPTO	710.00		
International prelin	ninary examination	n fee (37 CFR 1.482) p	oaid to USPTO			
		PCT Article 33(1)-(4) ATE BASIC FEE		00.00	0.40	
					040.00	
months from the ear	liest claimed priori	e oath or declaration la ity date (37 CFR 1.492	2(e)).	30 \$		
CLAIMS	NUMBER FILE					
Total claims	14 - 20		x \$18.0			
Independent claims MULTIPLE DEPEN	- 3	<u> </u>	x \$84.0			
MOLTIFLE DEFEN	 		+ \$280.0 CALCULATIONS		040.00	
Applicant claim are reduced by	s small entity statu		The fees indicated above			-
			SUBTOTAL	= \$1	040.00	
Processing fee of \$1 months from the ear	30.00 for furnishin liest claimed priori	ig the English translati ty date (37 CFR 1.492	on later than 20	30 \$		
		TOTAL	NATIONAL FEE	= \$ 1	040.00	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +			oe \$	· · · · · · · · · · · · · · · · · · ·		
		TOTAL F	FEES ENCLOSED	= \$1	040.00	
					ount to be refunded:	\$
					charged:	\$
a. X A check in	the amount of \$	1040 to	o cover the above fees is	s enclosed.	Check No.	8395
b. Please charge my Deposit Account No in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed.						
c. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 15-0700. A duplicate copy of this sheet is enclosed.						
d. Fees are to be charged to a credit card. WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.						
			1.494 or 1.495 has not application to pending		petition to reviv	ve (37 CFR
SEND ALL CORRESPO				1 000 C	5/1 (V	ever
OSTROLENK, FA	ABER, GERB &	SOFFEN, LLP	SI	GNATURE		
New York, N			, R	Robert C	. Faber	
			N.	AME		
Tel: (212)	382 0700		2	24,322		
			R	EGISTRATION	NUMBER	



P/2778-25

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of				
Jun MAKINO	Date	: February 12, 200)2	
Serial No.:	Grou	ıp Art Unit:		
Filed:	Exar	miner:		
For: A SWITCH CIRCUIT				
U.S. Patent and Trademark Office P.O. Box 2327 Arlington, VA 22202				
Attn: Box PCT (US/DO/EO)				
AMENDMENT/SUB	MISSION	1		
Prior to examination, please amend the application	tion as fol	lows.		
FEE CALCULATION				
Any additional fee required has been calculated	l as follow	s:		
If checked, "Small Entity" status is claimed.				
NO. CLAIMS HIGHEST NO. AFTER PREVIOUSLY			ADDIT.	
AMENDMENT PAID FOR EXTRA P		RATE	FEE	
TOTAL 14 MINUS 20 *= INDEP. 1 MINUS 3 **=	$\frac{0}{0}$ $\frac{X}{X}$	(\$9 SE or \$18) (\$42 SE or \$84)	<u>\$</u> \$	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM		(\$140 SE or \$280)	\$	
* not less than 20 ** not less than 3		TOTA	L \$	
If any additional payment is required, a check v	vhich inch	udes the calculated	fee of \$	
(OFGS Check No) is attached.				
In the event the actual fee is greater than the pa	yment sub	mitted or is inadve	rtently not	
enclosed or if any additional fee during the prosecution	n of this ap	plication is not paid	d, the Patent	
Office is authorized to charge the underpayment to Dep	posit Acco	ount No. 15-0700.		

CONTINGENT EXTENSION REQUEST

If this communication is filed after the shortened statutory time period had elapsed and no separate Petition is enclosed, the Commissioner of Patents and Trademarks is petitioned, under 37 C.F.R. § 1.136(a), to extend the time for filing a response to the outstanding Office Action by the number of months which will avoid abandonment under 37 C.F.R. § 1.135. The fee under 37 C.F.R. § 1.17 should be charged to our Deposit Account No. 15-0700.

AMENDMENTS

X If checked, amendment(s) to the specification and/or claims are submitted herewith.
1 If checked, an abstract is submitted as the last page of Appendix A.
2. Claims:
Please cancel claims without prejudice.
Please amend claims 6, 7, 9-11, 13 and 14 pursuant to 37 C.F.R. § 1.121(c)(i) as set forth
in the "clean" version attached hereto as Appendix A. Entry is respectfully requested. A version
with markings to show the changes made pursuant to 37 C.F.R. § 1.121(c)(ii) is attached hereto
as Appendix B.
If checked, the optional complete set of "clean" claims pursuant to 37 C.F.R. §
1.121(c)(3) is attached hereto as Appendix C.

REMARKS/ARGUMENT

This Preliminary Amendment is being submitted to change the multiple dependent claims to single dependent claims in order to eliminate the improper multiple dependent claims and to reduce the government filing fee.

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail to Addressee (mail label # EL924372916US) in an envelope addressed to: U.S. Patent and Trademark Office, P.O. Box 2327, Arlington, VA 22202, on February 12, 2002:

Dorothy Jenkins

Name of Person Mailing Correspondence

February 12, 2002

Date of Signature

Respectfully submitted,

Robert C. Faber

Registration No.: 24,322

OSTROLENK, FABER, GERB & SOFFEN, LLP

1180 Avenue of the Americas

New York, New York 10036-8403

Telephone: (212) 382-0700

APPENDIX A "CLEAN" VERSION OF EACH PARAGRAPH/SECTION/CLAIM

37 C.F.R. § 1.121(b)(ii) AND (c)(i)

CLAIMS (with indication of amended or new):

(Amended) 6. A switch circuit according to claim 1, wherein the first transistor is a bipolar transistor.

(Amended) 7. A switch circuit according to claim 1, wherein the first transistor is a MOSFET.

(Amended) 9. A switch circuit according to claim 6, wherein the second and third transistors are bipolar transistors.

(Amended) 10. A switch circuit according to claim 7, wherein the second and third transistors are MOSFETs.

(Amended) 11. A switch circuit according to claim 1, wherein the pulse generation device comprises a capacitance device.

(Amended) 13. A switch circuit according to claim 1, further comprising a first signal input contact coupled to the activating input of the electronic switching device.

(Amended) 14. A switch circuit according to claim 3, further comprising a second signal input contact coupled to the collector of the third transistor and the base of the second transistor.

APPENDIX B

VERSION WITH MARKINGS TO SHOW CHANGES MADE 37 C.F.R. § 1.121(b)(iii) AND (c)(ii)

CLAIMS:

- 6. A switch circuit according to [any of the preceding claims] <u>claim 1</u>, wherein the first transistor is a bipolar transistor.
- 7. A switch circuit according to [any of claims 1 to 5] <u>claim 1</u>, wherein the first transistor is a MOSFET.
- 9. A switch circuit according to claim 6 [when dependent on any of claims 3 to 5], wherein the second and third transistors are bipolar transistors.
- 10. A switch circuit according to claim 7 [or claim 8 when dependent on any of claims 3 to 5], wherein the second and third transistors are MOSFETs.
- 11. A switch circuit according to [any of the preceding claims] <u>claim 1</u>, wherein the pulse generation device comprises a capacitance device.
- 13. A switch circuit according to [any of the preceding claims] <u>claim 1</u>, further comprising a first signal input contact coupled to the activating input of the electronic switching device.
- 14. A switch circuit according to [any of claims 3 to 5, or any of claims 6 to 13 when dependent on any of claims 3 to 5] <u>claim 3</u>, further comprising a second signal input contact coupled to the collector of the third transistor and the base of the second transistor.

1

A SWITCH CIRCUIT

The invention relates to a switch circuit and in particular, a switch circuit including a momentary switch.

Momentary switches for turning on and off electrical and electronic equipment operate using a logic type operation so that when a switch pulse is supplied to a switch circuit, the circuit switches from "off" to "on" or from "on" to "off". The switch pulse is provided by actuation of the momentary switch which when actuated completes the circuit to provide a pulse to the switch circuit to switch the state of the switch circuit.

It is common practice for a number of different types of electrical and electronic equipment to use only a single momentary switch to switch the equipment both on and off.

However, one of the disadvantages of using a single momentary switch is that, during the off state, it is still necessary for power to be supplied to the switch circuit. This is because it is necessary to maintain a live switch circuit for sensing a switch pulse generated by the momentary switch at any time. Therefore, this power consumption constantly drains the battery or AC power even though the electronic equipment appears to be in an "off" state to a user.

This consumption of electrical power is especially important to battery operated equipment such as laptop computers and mobile (or hand) phones where the constant power requirement drains the battery even when the equipment is switched off.

For example, in a typical laptop computer, the power consumption when the computer is switched off can be as high as 8 mA, which would mean that a 3300 mAh battery would be completely drained after seventeen days even with the laptop computer switched off. Where the computer has a smaller battery, the duration will be even less. For example, if the battery is only a 1800 mAh battery, the battery will be drained in only nine days even with the computer switched off all the time.

A similar problem exists with other equipment using momentary switches such as mobile phones, where the power consumption while the phone is switched off still leads to draining of the battery.

In accordance with the present invention, there is provided a switch circuit for controlling the supply of electrical power from an electrical power source to a load, the switch circuit comprising a first transistor, the emitter of the first transistor adapted to be coupled to the power supply and the collector adapted to be coupled to the load; an electronic switching device comprising an input, an output adapted to be coupled to the other side of the load and the power source, and an activating input; a first resistance device coupled between the base of the first transistor and the input of the

electronic switching device; a momentary switch having first and second terminals, the activating input of the electronic switching device coupled to the first terminal of a momentary switch; a pulse generation device coupled between the collector of the first transistor and the second terminal of the momentary switch; and a charge storing device coupled between the collector of the first transistor and the output of the electronic switching device.

Preferably, the first transistor is a bipolar transistor, and more preferably a pnp bipolar transistor.

However, alternatively, the first transistor may be a MOSFET, such as an enhancement type MOSFET, and is typically a P channel enhancement type MOSFET.

Typically, the electronic switching device comprises a thyristor device, such as a transistor device and preferably comprises second and third transistors. The second and third transistors are typically bipolar transistors, one transistor being an npn transistor and the other being a pnp transistor. Preferably, where the first transistor is a pnp bipolar transistor, the second and third transistors are npn and pnp bipolar transistors, respectively.

However, where the first transistor is a P channel enhancement type MOSFET, the second and third transistors are N and P channel enhancement type MOSFETs, respectively.

Preferably, the base of the second transistor is coupled to the collector of the third transistor, and the base of the third transistor is coupled to collector of the second transistor.

Typically, the input to the electronic switching device is coupled to the emitter of the third transistor, the output is coupled to the emitter of the second transistor, and the activating input is coupled to the base of the third transistor and the collector of the second transistor.

Typically, the switch circuit may also comprise a first signal input contact coupled to the activating input of the electronic switching device which permits the switch circuit to be switched on using an electrical signal. Typically, the switch circuit may be switched on by applying a voltage with a sufficiently low magnitude to the signal input contact to forward bias the base of the third transistor.

Alternatively, the first signal input contact may be used to switch the switch circuit off by applying a voltage of a sufficiently high magnitude to reverse bias the base of the third transistor.

Typically, the switch circuit may further comprise a second signal input contact coupled to the collector of the third transistor and the base of the second transistor, to permit the electronic switching device to be switched off, and

therefore, the first transistor to be switched off, by applying an electrical signal to the second signal input contact. Typically, the electrical signal applied to the second signal input contact is a ground signal.

The advantage of the first and second signal input contacts are that they permit the switch circuit to be switched off by the electronic equipment being supplied by the power supply without requiring activation of the momentary switch.

Alternatively, the first and second signal input contacts permit the switch circuit to be switched on and off by a remote system, without requiring activation of the momentary switch.

Preferably, the pulse generation device comprises a capacitance device and typically, a third resistance device in parallel with the capacitance device.

Typically, the switch circuit further comprises a fourth resistance device coupled between the emitter and base of the first transistor and a fifth resistance device coupled between the base of the second transistor and the output of the electronic switching device.

Examples of a switch circuit in accordance with the invention will be now be described with reference to the accompanying drawings, in which:-

Figure 1 is a circuit diagram of a first example of a switch circuit with a momentary switch in an open position;

Figure 2 is a circuit diagram of the switch circuit of Figure 1 with the momentary switch in a closed position during switching on of the switch circuit;

Figure 3 is a circuit diagram of the switch circuit of Figure 1 with the momentary switch in a closed position during switching off of the switch circuit;

Figure 4 is a circuit diagram of a second example of a switch circuit;

Figure 5 is a circuit diagram of a third example of a switch circuit;

Figure 6 is a circuit diagram of a fourth example of a switch circuit;

Figure 7 is a schematic diagram showing the switch circuit of Figures 1 to 3 being used to control electrical power from a rectified AC mains supply; Figure 8 is a schematic diagram showing the switch circuit of Figures 1 to 3 being used to control an AC power supply for a high power consumption load; and, Figure 9 is a circuit diagram of a fifth example of a switch circuit.

Figure 1 is a circuit diagram showing a switch circuit 10 which acts as an interface between a power supply in the form of a battery 11 and a load represented by resistor R5. The switch circuit 10 includes a pnp bipolar transistor Q1 with

the emitter of the transistor Q1 coupled to the positive terminal of the battery 11. The collector terminal of the transistor Q1 is connected to one side of the load R5. A resistor R8 is coupled between the emitter terminal and the base terminal of the transistor Q1. The base of the transistor Q1 is also coupled to the emitter of a second transistor Q3 via a resistor R1. The transistor Q3 is also a pnp bipolar transistor. The emitter terminal of the second transistor Q3 is also coupled via a resistor R6 to a contact 14 of a momentary switch S1. Another contact 13 of the momentary switch S1 is coupled to the collector terminal of the transistor Q1 via a capacitor C1 and resistor R4 in parallel.

The contact 14 of the momentary switch S1 is also coupled to the base terminal of the second transistor Q3 and to the collector terminal of a third transistor Q2. The third transistor Q2 is an npn bipolar transistor. The base of the third transistor Q2 is coupled to the collector of the second transistor Q3 and the emitter of the third transistor Q2 is coupled to a ground potential 12 via a resistor R2. The collector of the second transistor Q3 is also coupled the ground potential 12 via resistor R3.

In parallel with the components described above is a capacitor C2 which is coupled between the collector of the first transistor Q1 and the ground potential 12. The capacitor C2 is also in parallel with the load R5.

The positive terminal of the battery 11 is coupled to the emitter terminal of the first transistor Q1 and the resistor R8 and the negative terminal of the battery 11 is coupled to the ground potential 12. However, alternatively, the negative terminal of the battery 11 may be coupled to a floating potential

In use, the switch circuit 10 operates as follows. Initially, with the momentary switch S1 in the position shown in Figure 1, the switch circuit 10 is in the off state and the transistors Q1, Q2 and Q3 are turned off. Hence, there is no closed circuit path and the switch circuit 10 acts to prevent a power being supplied from the battery 11 to the load R5.

When the switch circuit 10 is in the off state, the only power consumption is a reverse leakage power consumption through the transistors Q1, Q2, Q3 which is virtually negligible compared with the self discharging current of the battery 11.

Accordingly, the initial potential at the points 1, 2, 3, 4, 5, 6, 7, 8 in the circuit 10 and the status of the transistors are as follows:

The potential at point 3 = E (the potential of the battery 11);

The potential at point 1 = 0, as the transistor Q1 is switched off;

The potential across the base-emitter junction of the

first transistor Q1 = 0; The potential at point 2 =the potential at point 3 = E;The current through R1 = 0; The potential at point 7 = the potential at point 2 = E;The voltage across the base-emitter junction of the second transistor Q3 = 0, as the second transistor Q3 is switched off; The potential at point 4 = the potential at point 7 = E; Current through R3 = 0; The potential at point 5 = 0; The voltage across the base emitter junction of the third transistor Q2 = 0; The current through the resistor R2 = 0; The potential at point 6 = 0; The potential across the capacitor C2 = 0; The potential across the capacity C1 = 0; and The potential at point 8 = the potential at point 1 = 0.

When the momentary switch S1 is pressed to complete the contacts 13, 14 as shown in Figure 2 an initial closed circuit (path A) is formed. This causes the base-emitter junctions of the first and second transistors Q1, Q3 to be forward biased thereby turning on transistors Q1, Q3. This generates an initial current, contributing to the base current for the first and second transistors Q1, Q3, which surges across the resistor R1 through path A and rapidly drops to zero due to

the presence of the capacitor C1. This surge in base current drives the first and second transistors Q1, Q3 into saturation mode.

Simultaneously, the initial surge current passes through to resistor R3 (path B). As the voltage across R3 is raised rapidly due to the surge current, the base-emitter junction of the third transistor Q2 is forward biased thereby turning on the third transistor Q2. Similarly, the third transistor Q2 is also driven into saturation mode.

The third transistor Q2 takes its base current from the second transistor Q3 and at the same time, the third transistor supplies the base current to the second transistor Q3. Therefore, the voltage across the base-emitter junction of the second transistor Q3 is maintained forward biased with the third transistor Q2 in saturated mode as illustrated by path C while the voltage across the base-emitter junction of the third transistor Q2 is kept forward biased by the second transistor Q3 operating in saturated mode as shown by path B. In this way, without external current supply, the combination of the second and third transistors, Q3, Q2 will keep each other conducting as long as the battery 11 is coupled to the emitter of the second transistor Q3, that is the battery 11 is coupled to point 7 in the switch circuit 10. Therefore, the second and third transistors Q3, Q2 form a thyristor device which is triggered by the surge current generated in the switch circuit 10 when the momentary switch S1 is actuated.

Therefore, even when path A is open circuit due to the capacitor C1 being fully charged, the closed circuit path B and path C maintain the forward biasing of the base-emitter junctions of the second and third transistors Q3, Q2. In a similar manner, the base-emitter junction of the first transistor Q1 is also maintained in a forward biased mode with its base current driven into saturation mode.

Therefore, in this state the switch circuit 10 is turned on and power is supplied through the transistor Q1 to the load R5.

It should be noted that when momentary switch S1 is actuated to complete the contacts 13, 14 the capacitor C1 is charged up through path A. When capacitor C1 is fully charged, this prevents further current passing through the capacitor C1 and therefore, path A changes to open circuit. Therefore, it does not matter for how long the momentary switch S1 is actuated, as C1 will cause path A to go open circuit when it is fully charged. When the momentary switch S1 is released, the capacitor C1 will start to discharge through the resistor R4 to a zero charge state.

When the momentary switch S1 is actuated again to complete the contacts 13, 14 (see Figure 3) a closed circuit path D is formed in the switch circuit 10 as the capacitor C2 discharges. Therefore, the point 4 is momentary short circuited to point 8 during actuation of the switch S1.

However, when the capacitor C1 is fully charged, the capacitor C1 effectively make path D open circuit.

When the momentary switch S1 is pressed therefore, point 4 becomes the same potential as point 8 which is E-0.2 volts. However, the voltage at point 2 during the on state of the circuit 10 is E-0.7 volts. Therefore, when point 4 goes to E-0.2 volts, the base-emitter junctions of the first transistor Q1 and the second transistor Q3 are no longer forward biased and the first and second transistors Q1, Q3 are switched off. With the second transistor Q3 in its off mode, the base of the second transistor Q3 is also switched off which switches off the third transistor Q2. Therefore, the switch circuit 10 is switched off and as the first transistor Q1 is switched off, no power is supplied from the battery 11 to the load R5 and the remaining charge in the capacitor C2 discharges through the load R5.

After the capacitors C1 and C2 discharge completely, the switch circuit 10 reverse to the initial off state in which no power is supplied to the load R5 from the battery 11 and the only power consumed by the circuit 10 is the reverse leakage current through the first, second and third transistors Q1, Q3, Q2 which is virtually negligible.

A second example of a switch circuit 15 is shown in Figure 4. The switch circuit 15 is identical to the switch circuit 10, except that the circuit includes a signal input contact 16 at

point 5 of the circuit. The signal input contact 16 is connected to electronic equipment 17, which is the equivalent of the load R5 shown in Figures 1 to 3. The signal input contact 16 permits the electronic equipment 17 to turn itself off automatically, for example, after a predetermined period of time. The electronic equipment 17 turns the switch circuit 15 to the off state by applying a ground potential to the signal input contact 16 which switches off the third transistor Q2 which in turn switches off the second transistor Q3. This causes the switch circuit 15 to become open circuit which switches off the first transistor Q1 to cut off power supply from the battery 11 to the load 17.

Figure 5 shows a third example of a switch circuit 20 which is similar to the switch circuit 15 except a signal input contact 21 is connected at point 4. The signal input contact 21 when coupled to the electronic equipment 17 permits the electronic equipment 17 to switch off the switch circuit 20 by applying a high voltage state signal to contact 21. This causes the base emitter junction of the first and second transistors Q1, Q3 to be reversed biased which switches the first and second transistors Q1, Q3 off. With the first and second transistors Q1, Q3 switched off, the third transistor Q2 is also switched off as the potential at point 5 drops to zero and the switch circuit 20 is switched into the off state.

In Figures 4 and 5 it is important that the electrical connection from the electronic equipment 17 to the signal

input contact 16, 21 is maintained at a high impedance at all times except when a switch off signal is delivered to the signal input contact 16, 21.

Figure 6 shows a fourth example of a switch circuit 25. The switch circuit 25 is provided with a first switch signal input contact 16 connected to point 5 and a second switch signal input contact 21 connected to point 4. The switch circuit 25 controls the supply of power from the battery 11 to electronic equipment 26. The switch input contacts 16, 21 are coupled to a remote electronic system 27 which has its own power switch incorporated therein. The power switch incorporated within the remote electronic system 27 may be a switch circuit similar to any of the switch circuits 10, 15, 20, or may also be a switch circuit 25, controlled remotely by a further remote electronic system.

The switch circuit 25 permits remote power control from the other remote electronic system 27 and may be used for example, with a multi-unit system. The remote system 27 can switch the switch circuit 25 to the on state by applying a ground potential (or a sufficiently low level voltage) to the signal input contact 21 to forward bias transistor Q3.

Alternatively, the remote system 27 can switch the switch circuit 25 to the off state by applying a ground potential signal to signal input contact 16.

In all the switch circuits 15, 20, 25 a momentary switch S1 is

WO 01/13492

still provided which permits a user to manually switch circuits 15, 20, 25 between the off and on states.

As an alternative to the remote system being connected to separate input contacts 16, 21 it is possible that the remote system 27 could be connected by a single line to either the switch circuit 15 or the switch circuit 20. In the case of the switch circuit 15, the remote system 27 would switch on the circuit 15 by supplying a sufficiently high voltage level to the signal input contact 16 and switch off the circuit 15 by applying a ground potential to the signal input contact 16.

Where the remote system 27 is connected to signal input contact 21 in circuit 20, the remote system 27 would switch on the circuit 20 by applying a ground potential to the signal input contact 21 and switch off the circuit 20 by applying a sufficiently high voltage level to the signal input contact 21 to reverse bias the first and second transistors Q1, Q3.

Although the switches 10, 15, 20, 25 are shown controlling the supply of power from a battery 11 to load R5 or electronic equipment 17, 26, the circuits could also be used to control the supply of power from a rectified AC supply and from an AC main supply to electronic equipment having a heavy power consumption.

Figure 7 shows an example of the switch circuit 10 being used to control a rectified AC power supply from a transformer K2

and a full wave rectifier 29 to a load 28. However, switch circuit 10 could be replaced by any of switch circuits 15, 20, 25.

Figure 8 shows the switch circuit 10 being used to control power supply from an AC mains supply to a heavy load 30 through a transformer K2, a relay R, a diode D4 and a battery 32.

Figure 9 is a circuit diagram showing a fifth example of a switch circuit 40. The switch circuit 40 is identical to the switch circuit 10 except that the bipolar transistors Q1, Q2, Q3 are replaced by enhancement type MOSFETs M1, M2, M3 respectively. The transistors M1, M3 are P channel enhancement type MOSFETs and the transistor M2 is a N channel enhancement type MOSFET. The principle of operation of the switch circuit 40 is identical to the switch circuit 10.

Claims

- A switch circuit for controlling the supply of electrical power from an electrical power source to a load, the switch circuit comprising a first transistor, the emitter of the first transistor adapted to be coupled to the power supply and the collector adapted to be coupled to the load; an electronic switching device comprising an input, an output adapted to be coupled to the other side of the load and the power source, and an activating input; a first resistance device coupled between the base of the first transistor and the input of the electronic switching device; a momentary switch having first and second terminals, the activating input of the electronic switching device coupled to the first terminal of the momentary switch; a pulse generation device coupled between the collector of the first transistor and the second terminal of the momentary switch; and a charge storing device coupled between the collector of the first transistor and the output of the electronic switching device.
- 2. A switch circuit according to claim 1, wherein the electronic switching device comprises a thyristor device.
- 3. A switch circuit according to claim 2, wherein the thyristor device comprises second and third transistors.
- 4. A switch circuit according to claim 3, wherein the base of the second transistor is coupled to the collector of the

third transistor, and the base of the third transistor is coupled to the collector of the second transistor.

18

- 5. A switch circuit according to claim 4, wherein the input of the electronic switching device is coupled to the emitter of the third transistor, the output is coupled to the emitter of the second transistor, and the activating input is coupled to the base of the third transistor and the collector of the second transistor.
- 6. A switch circuit according to any of the preceding claims, wherein the first transistor is a bipolar transistor.
- 7. A switch circuit according to any of claims 1 to 5, wherein the first transistor is a MOSFET.
- 8. A switch circuit according to claim 7, wherein the MOSFET is an enhancement type MOSFET.
- 9. A switch circuit according to claim 6 when dependent on any of claims 3 to 5, wherein the second and third transistors are bipolar transistors.
- 10. A switch circuit according to claim 7 or claim 8 when dependent on any of claims 3 to 5, wherein the second and third transistors are MOSFETs.
- 11. A switch circuit according to any of the preceding

claims, wherein the pulse generation device comprises a capacitance device.

- 12. A switch circuit according to claim 11, wherein the pulse generation device further comprises a third resistance device in parallel with the capacitance device.
- 13. A switch circuit according to any of the preceding claims, further comprising a first signal input contact coupled to the activating input of the electronic switching device.
- 14. A switch circuit according to any of claims 3 to 5, or any of claims 6 to 13 when dependent on any of claims 3 to 5, further comprising a second signal input contact coupled to the collector of the third transistor and the base of the second transistor.



(43) International Publication Date 22 February 2001 (22.02.2001)

PCT

(10) International Publication Number WO 01/13492 A1

- (51) International Patent Classification⁷: 9/00, H02H 1/00
- H02J 13/00.
- (21) International Application Number: PCT/SG99/00084
- (22) International Filing Date: 13 August 1999 (13.08.1999)
- (25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): MAJEEL LABORATORIES PTE LTD [SG/SG]; BLK 1002, Jalan Bukit Merah #06-12, Redhill Industrial Estate, Singapore 159456 (SG).
- (72) Inventor; and

03

25

- (75) Inventor/Applicant (for US only): MAKINO, Jun [JP/SG]; 19B, Hillview Avenue, #12-05, Hillview Park, Singapore 669555 (SG).
- (74) Agent: MCCALLUM, Graeme, David; Lloyd Wise, Tanjong Pagar, P.O. Box 636, Singapore 910816 (SG).


- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:


With international search report.


For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.


(54) Title: A SWITCH CIRCUIT



(57) Abstract: A switch circuit (10) controls the supply of electrical power from an electrical power source (11) to a load (R5). The switch circuit (10) includes a first transistor (Q1), the emitter of the first transistor (Q1) is adapted to be coupled to the power supply (11) and the collector is adapted to be coupled to the load (R5). An electronic switching device (Q2, Q3) includes an input, an output adapted to be coupled to the other side of the load (R5) and the power source (11), and an activating input. A first resistance device (R1) is coupled between the base of the first transistor (Q1) and the input of the electronic switching device (Q2, Q3). A momentary switch (S1) has first and second terminals (13, 14) and the activating input of the electronic switching device (Q2, Q3) is coupled to the first terminal (14) of the momentary switch. A pulse generation device (C1, R4) is coupled between the collector of the first transistor (Q1) and the second terminal (13) of the momentary switch (S1). A charge storing device (C2) is coupled between the collector of the first transistor (Q1) and the output of the electronic switching device (Q2, Q3).













FIGURE 3: PATH D



AUTOMATIC POWER DOWN WITH ELECTRICAL CONNECTION AT POINT (5) FIGURE 4

3/7




FIGURE 5: AUTOMATIC POWER DOWN WITH ELECTRICAL CONNECTION AT POINT (4)

4/7




FIGURE 6: REMOTE CONTROL FROM ANOTHER SYSTEM, EXAMPLE ***





FIGURE 7



6/7

FIGURE 8

11 1 11

. Figure 9

+		
	UNITED STATES OF AMERICA	- 1 ° 0
COMPINIED DECL ADATIC	AND BOWED OF ATTORNEY FOR P	ATENT APPLICA

OFGS FILE NO

COMBINED DECLARATION					P/2778-25	
As a below named inventor, I here believe that I am the original, first and matter which is claimed and for which A SWITCH CIRCUIT	by declare that my rest d sole inventor (if only h a patent is sought on t	idence, post office ad one name is listed be the invention entitle	dress and citizenship alow) or a joint invento	arc as stated below or (if plural invent	w next to my name; that I verily fors are named) of the subject	
the specification of which is attached	hereto, unless the follo	wing box is checked	•			
■ was filed on 13 Aug	qust 1999 :	is United States pater	nt Application Number	r or PCT Internati	onal patent	
application number PC	r/sg99/0008	4 and was amend	ed on		(if any)	
I hereby state that I have reviewed amendment referred to above I acknowledge the duty to disclose §1.56. I hereby claim priority benefits unclates provisional application(s) listed date before that of the application on	all information known	to be material to pat	entability in accordance	ce with Title 37, (Code of Federal Regulations,	
		zu .				
Prior Foreign or Provisional Applicati	APPLICATION	JAHIMDED	DATE OF I	EIL ING	PRIORITY CLAIMED	
COUNTRY	APPLICATION	NINOMBER	(day, mont)	ILING PRIORITY CLAIM UNDER 35 U.S.C 1		
					YES NO	
			47.4m.		YES NO	
I hereby claim the benefit under To of each of the claims of this application United States Code, §112, I acknowle Regulations, §1 56 which became ava application.	itle 35, United States Con is not disclosed in the dige the duty to disclosed ilable between the film	ode, \$120 of any United States information which g date of the prior ap	ted States applications application in the mar is material to patentab plication and the nation	(s) listed below ar iner provided by ility as defined in onal or PCT interr	dd, insofar as the subject matter the first paragraph of Title 35, Title 37, Code of Federal actional filing date of this	
UNITED STATES APPLICATION NUMBER		DATE OF FILING (day, month, year)		STATUS (patented, pending, abandoned)		
ATTERATION NOWDER		(utay, month, year)		()	a, penang, asamony	
-			115			
I hereby appoint customer no 235: 18,510; Jerome M. Berliner - Reg. No 30,173; William O Gray, III - Reg. N power of substitution and revocation t receive all correspondence.						
SEND CORRESPONDENCE TO. 11 NE CU	OSTROLENK, FAI 80 AVENUE OF THE EW YORK, NEW YOR JSTOMER NO 2352	BER, GERB & SOF AMERICAS K 10036-8403	FEN, LLP DIRE (212) 382-0	ECT TELEPHON 700	E CALLS TO	
I hereby declare that all statements be true; and further that these statement imprisonment, or both, under Section the application or any patent issued th	made herein of my ow nts were made with the 1001 of Title 18 of the	n knowledge are true knowledge that willi United States Code,	and that all statement ful false statements and and that such willful f	s made on inform d the like so made alse statements m	ation and belief are believed to are punishable by fine or ay jeopardize the validity of	
FULL NAME OF SOLE OR FIRST INVENTO Jun MAKINO)R	INVENTOR'S SIGNAT	TURE .	DATE	1 8 APR 2002	
RESIDENCE (City and either State or For Singapore 669555,				country of cri Japan	TIZENSHIP	
POST OFFICE ADDRESS	Singapore				· · · · · · · · · · · · · · · · · · ·	
19B, Hillview Ave	nue, #12-05	Hillview	Park, Sin	gápore 6	69555,	
Singapore						
FULL NAME OF SECOND JOINT INVENTO	OR (IF ANY)	INVENTOR'S SIGNAT	TURE	DATE		
RESIDENCE (City and either State or Fo	reign Country)			COUNTRY OF CIT	FIZENSHIP	
POST OFFICE ADDRESS	. ,					
FULL NAME OF THIRD JOINT INVENTOR	(IF ANY)	INVENTOR'S SIGNAT	TURE	DATE		
RESIDENCE (City and either State or Fo	reign Country)			COUNTRY OF CIT	TIZENSHIP	

POST OFFICE ADDRESS